UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/038,960	01/02/2002	Jeffrey R. Wilcox	ITL-0668US	2148

7590 02/20/2004

Timothy N. Trop
TROP, PRUNER & HU, P.C.
8554 KATY FWY, STE 100
HOUSTON, TX 77024-1805

EXAMINER	
GOSSAGE, GLENN A	

ART UNIT	PAPER NUMBER
2187	

DATE MAILED: 02/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/038,960	WILCOX ET AL.	
	Examiner	Art Unit	
	Glenn Gossage	2187	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *01 December 2003*.

2a)☒ This action is **FINAL**. 2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-30* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-30* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☒ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *01 December 2003* is/are: a)☐ accepted or b)☒ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

13)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

a) ☐ The translation of the foreign language provisional application has been received.

14)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.
4) ☐ Interview Summary (PTO-413) Paper No(s). _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other:

1. In the title of the invention, it appears "TECHNIQUE" should be changed to --METHOD-- for consistency (see claims 1 and 8, line 1, as well as the abstract, line 1, for example).

2. The abstract of the disclosure is objected to because in line 10, it appears --delayed-- should be inserted before "data" for clarity and consistency (the disclosure including the specification and claims indicates that synchronization is made with respect to the delayed data strobe signal, not the data strobe signal itself).

Appropriate correction is required. See MPEP § 608.01(b).

3. The proposed drawing correction and/or the proposed substitute sheets of drawings, filed on March 5, 2002 have been approved by the examiner, subject to drafting review for the reasons below.

The drawings remain objected to, however, because in Figure 3, the line extending from reference numeral 106 appears to be pointing to the wrong element. The line appears to be shown mistakenly pointing to the dashed "box" (100), not the DQS line. Additionally, within "box" 102, it appears "AMP" should be --AMPS-- for consistency (see page 7, line 8 and claim 15, line 2 of the original specification, e.g.). Also, the line connected between line 124 and line 106 is confusing since the DQS line 106 appears to be connected to the DQ line 104. [Should the line connected between line 124 and

line 106 be deleted, and a DQS input added to "box" 120? See, by way of example, the EOB input shown to "box" 114.]

Also in Figure 3, it appears the sense amp control circuit 114 should be shown as receiving (the inverse of) the delayed DQS signal (output from delay circuit 108) for consistency (see Fig. 11). [Should "DQS" be relabeled --DQS DELAYED # --, and the input to circuit 108 be "separated" from this input and relabeled --DQS--?]

In this regard, applicants' arguments filed December 1, 2003 have been considered but are not persuasive. The response generally asserts "that the drawing is proper as currently labeled" (response at page 13), but does not explain why applicants believe the drawings are properly labeled, i.e., the response does not address the Examiner's concern for consistency between the Figures and the disclosures. The specification describes and Figure 11 appears to show that the sense amp control circuit 114 receives the delayed data strobe signal, and the changes proposed by the Examiner were made for consistency between the drawings and disclosure. For example, in Figure 11, the node or line 103 represents the delayed data strobe signal, which is the output of the delay circuit 108 in Figure 3. As shown in Figure 11 and described in the specification, this delayed data strobe signal is input to the sense amp control circuit 114 which includes the latch 154 and gate 107 in Figure 11. Should applicants continue to maintain the drawings are properly labeled, applicants should point out in the originally filed specification, drawings or claims, where it is described that the sense

amp control circuit receives the data strobe signal as opposed to the delayed data strobe signal as shown in Figure 11.

Applicants' arguments with respect to Figure 11 are persuasive and the objection to Figure 11 has been withdrawn.

Applicant is REQUIRED to submit a proposed drawing correction in response to this Office action. However, actual formal correction of the noted defect(s) (submission of corrected formal drawings, e.g.) can be deferred until the application is allowed by the examiner.

Also note MPEP 608.02(r) and (v).

4. It is once again noted that the disclosure has not been checked by the Examiner to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the disclosure. The following objections are specifically noted:

In the specification:

In the amended paragraph beginning on page 10, line 15, at line 8 of the paragraph, and throughout the specification, the first occurrence of all acronyms or abbreviations should be written out for clarity, whether or not they may be considered "well known." Accordingly, "PCI" should be written out as --peripheral component interconnect (PCI)-- for clarity.

Again note that this objection is merely exemplary. The entire specification should be carefully and completely reviewed to ensure that all possible errors are located and corrected.

5. Claims 8-14, 21-26 and 29-30 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 8, and therefore its dependent claims, it is not entirely clear how the amplifiers are enabled "in response to a predetermined operation occurring" (support for language in the specification?). It appears --the beginning of-- should be inserted after "to" in line 4 for clarity and consistency. Again, see page 5, lines 22-23; page 6, lines 1-4; page 7, lines 12-13; and page 9, line 9 of the original specification, e.g.). [Note that it appears claim 10 should then be canceled. In this regard, also see 35 U.S.C. 112, fourth paragraph, as well as 37 CFR 1.75(b) and (c).]

Claims 21 and 29 are unclear analogous to claim 8, which uses similar language.

For example, in claim 21, it is not entirely clear how the amplifiers are enabled "in response to the predetermined operation occurring." It appears --beginning of a-- should be inserted after "to a" in line 4 for clarity and consistency (again see page 5, lines 22-23; page 6, lines 1-4; page 7, lines 12-13; and page 9, line 9, e.g.). Similarly, in claim 29, it appears --beginning of the-- inserted after "to the" in line 8 for clarity and consistency (again see page 5, lines 22-23; page 6, lines 1-4; page 7, lines 12-13; and page 9, line 9, as well as claim 27, line 4, e.g.).

In this regard, applicants' arguments filed December 1, 2003 have been considered but are not persuasive.

The Examiner is well aware that claim breadth is not equated with indefiniteness. However, the claims must be clear and consistent with the disclosure so that one is able to ascertain the intended meaning and scope (i.e., the "metes and bounds") of the claims when the claims are read in light of the specification. In the present case, it is not clear where in the specification it is described that the amplifiers are enabled "in response to a predetermined operation occurring" and the intended scope of this language is not readily apparent (would the claims "read on" the amplifiers being enabled several cycles or even days after the predetermined operation has "occurred?").

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless --
>
> (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
>
> (e) the invention was described in-
> (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
> (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Claims 1-3, 6, 15-17, 19 and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Huang et al.

The claims as broadly construed and interpreted, particularly with regard to the memory "bus," "read on" a method and apparatus disclosed by Huang et al, and thus the invention as broadly set forth in the claims is seen to be anticipated by Huang et al. [In this regard, also see MPEP 706.02(m) regarding form paragraph 7.27, Examiner Note 1a, and also see numbered paragraph 8 below.]

With respect to claim 1, as well as claim 15, Huang et al discloses a method and apparatus for controlling amplification in a memory of a computer system so as to reduce power consumption. Huang et al discloses providing amplifiers for amplifying data signals from a memory bus [Huang et al teaches that data signals on complementary pairs of bit lines, which represent bits of data output from an SDRAM, may be amplified by sense amplifiers. See column 3, lines 13-27 and Figure 1, e.g.], and providing a "first circuit" for "sampling" the amplified data signals [the amplified data signals may be "sampled" by a pair of latch circuits 22, 32 and an output buffer 24, e.g.]. Huang et al further teaches providing ("second") circuitry for selectively disabling the amplification in response to the absence of a predetermined operation occurring over the memory bus [Huang et al teaches selectively disabling the sense amplifiers when a predetermined operation such as a read operation is complete, i.e. "in the absence of" a predetermined operation such as a read operation. See column 1, lines 46-51; column 2, lines 39-54; column 5, line 48 to column 6, line 24, e.g.].

With respect to claims 2-3 and 6, as well as claims 16-17, Huang et al teaches that the "selectively disabling" comprises selectively disabling sense amplifiers, and that the selectively disabling is performed in response to the end or completion of a particular predetermined operation such as a read data output operation (again see column 1, lines 46-51 and column 6, lines 17-24).

With respect to claim 19, the apparatus of Huang et al includes circuitry for controlling various components of a memory and thus the "apparatus" of Huang et al may be broadly considered to be a memory "controller."

With respect to claim 20, Huang et al teaches that the apparatus may comprise a memory device such as an SDRAM device.

7. Claims 1-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Taruishi et al (U.S. Patent 6,339,552).

The claims "read on" a method and apparatus disclosed by Taruishi et al, and thus the invention as broadly set forth in the claims is seen to be anticipated by Taruishi et al.

More specifically, with respect to claims 1 and 8, as well as claims 15 and 21, and claims 27 and 29, Taruishi et al (U.S. 6,339,552) discloses a method and apparatus for controlling amplification in a memory of a computer system so as to reduce power consumption, as in the claimed invention. Taruishi et al discloses providing amplifiers for amplifying data signals from a memory bus [Taruishi et al discloses that sense amplifiers within data I/O circuits (DIO0-DIO3) in Figure 1 are used to amplify data signals from a memory "bus" in a well known manner. See column 5, lines 59-64, e.g.]

and providing a "first circuit" for "sampling" the amplified data signals [a data output circuit 4 in Figure 1 may be used to "sample" the amplified data signals, e.g.]. Taruishi et al further teaches providing ("second") circuitry for selectively enabling and disabling the amplification in response to whether a predetermined operation occurs over a memory bus [Taruishi et al teaches selectively enabling the sense amplifiers in response to a "predetermined" operation occurring over a memory bus in a particular bank and selectively disabling the sense amplifiers when a predetermined operation is not occurring over a memory bus in a particular bank. See column 6, lines 33-40, e.g.]. Attention is also respectfully directed to column 2, lines 24-41 and 57-62; column 4, lines 39-51; and column 12, lines 1-16.

[Note that reference is made to U.S. Patent 6,339,552 (which is an English language patent family member of JP 2001-067877) for convenience.]

Also with respect to claims 27 and 29, Taruishi et al discloses that the memory may be utilized in a computer system such as a microcomputer which, as one of ordinary skill in the art would recognize, includes some sort of processor which initiates a predetermined operation with the memory using a clock signal and the various "commands" or instructions discussed throughout Taruishi et al (see column 17, lines 45-47, as well as column 8, lines 16+, e.g.).

With respect to claims 2 and 9, Taruishi et al teaches that the "selectively disabling" comprises selectively disabling sense amplifiers (again see column 6, lines 33-40, e.g.).

With respect to claims 3 and 10, as well as claims 16 and 22, Taruishi et al teaches that the "selectively disabling" and "selectively enabling" comprises selectively enabling

sense amplifiers as discussed above (again see column 6, lines 33-40). The selective enabling and disabling of the sense amplifiers in Taruishi et al may be considered to occur in response to the beginning and end of a "predetermined" operation such as when a particular bank is selected/deselected for a read or write operation, i.e. the enabling of the sense amplifiers is performed in response to the beginning of a read/write operation when a bank is selected for operation and the disabling of the sense amplifiers is performed in response to the end or completion of a particular predetermined operation such as a read or write operation when a bank is deselected.

With respect to claim 4, Taruishi et al teaches reading a data strobe signal (DQS) which controls reading and writing operations in an SDRAM memory in a well known manner, and also teaches delaying the data strobe signal. Taruishi et al further teaches that data input and output operations may be synchronized to the edge of a data strobe signal that appears on a memory bus in connection with the predetermined operation or a delayed data strobe signal so as to provide reliable data input and output operations (see column 7, lines 32-59, e.g.).

With respect to claims 5 and 12, Taruishi et al also teaches "communicating" signals associated with a double data rate (DDR) synchronous dynamic random access memory (SDRAM) device over the memory bus (see column 1, lines 5-10 and column 5, lines 13-15, e.g.).

With respect to claims 6 and 7, as well as claims 13-14, 17-18, 23-24, 28 and 30, one of ordinary skill in the art would readily appreciate that the operation for which a particular bank may be selected in Taruishi et al may be a read or write operation.

With respect to claim 11, Taruishi et al teaches that data input and output and input operations may be synchronized to the edge of a data strobe signal that appears on a memory bus in connection with the predetermined operation (again see column 7, lines 32-59, e.g.).

With respect to claims 19 and 25, the apparatus of Taruishi et al includes circuitry for controlling various components of a memory and thus the "apparatus" of Taruishi et al may be broadly considered to be a memory "controller."

With respect to claims 20 and 26, Taruishi et al teaches that the apparatus may comprise a memory device such as an SDRAM device as discussed above (again see column 1, lines 5-10 and column 5, lines 13-15, e.g.).

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3 and 5-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicants' admitted prior art (see page 1, line 4 to page 2, line 8 of the specification, e.g.) in view of Huang et al.

With respect to claim 1, as well as claims 15 and 27, applicants' admitted prior art discloses a method and apparatus for controlling operations in a memory such as a synchronous dynamic random access memory (SDRAM), the method including

amplifying data signals from a memory bus using sense amplifiers and "sampling" the amplified data signals (see page 1, line 4 to page 2, line 8 of the specification, e.g.), but does not teach selectively disabling the amplification by the (sense) amplifiers in response to the "absence" of a predetermined operation in order to reduce power consumption.

Huang et al similar discloses a method and apparatus for controlling operations in a memory including amplifying data signals in a memory, and teaches selectively disabling the sense amplifiers in response to the "absence" of a predetermined operation in order to reduce power consumption (see column 1, lines 46-51; column 2, lines 39-54; column 5, line 48 to column 6, line 24, e.g.). Huang et al also specifically teaches selectively disabling sense amplifiers in a synchronous dynamic random access memory (SDRAM).

Accordingly, it would have been readily obvious to one of ordinary skill in the art at the time the claimed invention was made to selectively disable the sense amplifiers in the SDRAM of applicants' admitted prior art in response to the "absence" of a predetermined operation because Huang et al teaches that a reduced power consumption may be obtained in such an SDRAM, a highly desirable feature in a memory device operating with a high frequency clock signal such as an SDRAM.

With respect to claim 8, as well as claims 21 and 29, and claim 9, Huang et al teaches selectively disabling the sense amplifiers in response to the "absence" of a predetermined operation, and thus one of ordinary skill in the art would have found it

obvious to enable the sense amplifiers during the "presence" of a predetermined operation on the bus.

Also with respect to claims 27 and 29, applicants' admitted prior art discloses that SDRAMs may be utilized in computer systems which include a memory controller and, as one of ordinary skill in the art would appreciate, a processor which initiates a predetermined operation with the memory using a clock signal and various "commands" or instructions.

With respect to claims 2-3 and 6, as well as claims 13, 16-17, 22-23, 28 and 30, Huang et al teaches that the "selectively disabling" comprises selectively disabling sense amplifiers, and that the selectively disabling is performed in response to the end or completion of a particular predetermined operation such as a read data output operation (again see column 1, lines 46-51 and column 6, lines 17-24).

With respect to claim 5, as well as claims 12, 20 and 26, applicants' admitted prior art teaches that the apparatus may comprise a memory device such as a double data rate (DDR) SDRAM device (see page 1, lines 10-23 and page 2, lines 5-8 of the present specification).

With respect to claim 7, as well as claims 14, 18 and 24 (and claims 28 and 30), while Huang et al only specifically teaches selectively disabling the sense amplifiers in an SDRAM for a read operation, one of ordinary skill in the art at the time the claimed invention was made provided with this teaching would have found it readily obvious to also selectively disable the sense amplifiers in the SDRAM of applicants' admitted prior

art for a write operation so as to further decrease or reduce the amount of power consumption in the computer system.

With respect to claim 10, Huang et al teaches selectively disabling the sense amplifiers in response to the "absence" of a predetermined operation, and thus one of ordinary skill in the art would have found it obvious to enable the sense amplifiers during the presence of a predetermined operation, as discussed above with respect to claim 8. Thus, it would have been obvious to enable the sense amplifiers at the beginning, or during the presence, of a predetermined operation, and then to disable the sense amplifiers during the absence, or at the end or completion, of the predetermined operation, in order to maximize power savings.

With respect to claim 11, applicants' admitted prior art discloses that signals are communicated to and from the SDRAM device in synchronization with the edges of a data strobe signal that appears on a memory bus (see page 1, lines 10-13 of the present specification) and thus it would have been obvious to synchronize a sense amplifier enable/disable signal in order to reliably amplify the data signals at the appropriate timing.

With respect to claims 19 and 25, applicants' admitted prior art discloses that the "apparatus" may be a memory controller (see page 1, lines 6-9 and page 2, lines 1-4 of the present specification).

9. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over applicants' admitted prior art (see page 1, line 4 to page 2, line 8 of the specification, e.g.) in view

of Huang et al as applied to claims 1-3 and 5-30 above (see numbered paragraph 8), and further in view of Yanagawa.

With respect to claim 4, applicants' admitted prior art in view of Huang et al discloses a method and apparatus for controlling operations in a memory such as a synchronous dynamic random access memory (SDRAM) including amplifying data signals from a memory bus using sense amplifiers, "sampling" the amplified data signals, and selectively disabling the amplification by the (sense) amplifiers in response to the "absence" of a predetermined operation in order to reduce power consumption (see numbered paragraph 8 above, e.g.). Applicants' admitted prior art also teaches that data signals are communicated to and from the SDRAM device in synchronization with the edges of a data strobe signal that appears on a memory bus (see page 1, lines 10-13 of the present specification), but does not teach delaying the data strobe signal and synchronizing communication of the signals to and from the SDRAM device in synchronization with an edge of the delayed data strobe signal.

Yanagawa similarly discloses a SDRAM device in which signals are communicated to and from the SDRAM device in synchronization with the edges of a data strobe signal in a well known manner, and additionally teaches delaying the data strobe signal and synchronizing communication of the signals to and from the SDRAM device in synchronization with an edge of the delayed data strobe signal in order to reliably control the input and output of data from the memory device (see paragraphs [0004] - [0005] and [0010] - [0012], e.g.).

Accordingly, it would have been readily obvious to one of ordinary skill in the art at the time the claimed invention was made to delay a data strobe signal and synchronize communication of the signals to and from an SDRAM device in synchronization with an edge of the delayed data strobe signal, as taught by Yanagawa, in the SDRAM device of applicants' admitted prior art in view of Huang et al as previously discussed, in order to reliably control the input and output of data from the memory device.

10. Applicants arguments filed December 1, 2003 have been considered but are not persuasive. It is believed applicants' arguments have been addressed in the preceding paragraphs.

With respect to the prior art, the argument that the references do not teach selectively disabling amplification of data signals from a "memory bus" (response at pages 14-15, e.g.) is not persuasive since the argument does not address the examiner's contention that the bit lines may be considered a memory "bus." Applicants are respectfully reminded that the claims must be given their broadest reasonable interpretation during prosecution. The examiner maintains that a "bus" may be any signal line or lines that carry electrical current or data signals and that bit lines which convey data signals in a memory may be broadly considered to be a memory "bus" (in this regard, also see page 7, line 10 of the original specification). Thus, the argument that "bit lines are in the memory itself and are not part of the memory bus" (response at page 15) is not persuasive.

The argument that the references do not provide the requisite motivation, suggestion or desirability of combining the references is also not persuasive since the references clearly teach that power consumption in a memory may be reduced by selectively disabling amplification. The requirement as suggested by applicants that a reference specifically refer to another reference in order to provide proper motivation and suggestion to combine the references is tantamount to requiring a 35 U.S.C. 102 reference. A reduction in power consumption as taught by the reference provides ample motivation and suggestion to selectively enable and disable amplification in a synchronous dynamic random access memory (SDRAM) device such as disclosed in applicants' admitted prior just as in the present invention. Huang et al, for example, specifically teaches reducing power consumption by disabling sense amplifiers in an SDRAM (see column 1, lines 15-51, e.g.).

Similarly, reliable control and provision of optimum timing for the input and output of data from a memory device by utilizing a delayed data strobe signal, as taught by Yanagawa (see paragraphs [0004] to [0005] and [0010] to [0012], e.g.) provides ample motivation and suggestion to utilize a delayed data strobe signal in the system of applicants' admitted prior art and Huang et al to arrive at a structure and method on which applicants' claims read. Yanagawa clearly teaches that by delaying the data strobe signal, the data signal may be latched at the exact midpoint between data change timings, thereby providing optimum data hold and setup times, and specifically teaches using such a technique in a double data rate (DDR) SDRAM device (in this regard, also see page 5, lines 5-19 of the present specification). Accordingly, the

invention as broadly clamed would have been obvious, within the meaning of 35 U.S.C. 103, in light of the combined teachings of the references.

11. Applicants and applicants' attorneys are again respectfully reminded of the duty to disclose under 37 CFR 1.56 any information which may be material to the examiner in deciding whether to allow the claims of the present application. More specifically, any information regarding the SDR and DDR SDRAM devices and computer systems described on pages 1-2 in the background section of the present specification or other similar devices, as well as devices or memory (controller) hubs from Intel Corporation, the assignee of the present invention, should be submitted for proper consideration by the examiner.

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Glenn Gossage whose telephone number is (703) 305-3820.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (703) 308-1756.

The fax phone numbers for the organization where this application or proceeding is assigned are as follows:

(703) 746-7238 (After Final Communications)
(703) 746-7239 (Official Communications)

(703) 746-5713 (Use this FAX number only after approval by the Examiner, for "INFORMAL" or "DRAFT" communications. An Examiner may request that a formal paper/amendment be faxed directly to him or her on occasion.)

GLENN GOSSAGE
PRIMARY EXAMINER
ART UNIT 2187